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Abstract- As the number of transistors in microprocessors 
increases, their power demand increases accordingly. This poses 
design challenges for their power supply module called VRM 
(Voltage Regulator Module) especially when operated at sub 
voltage range. This paper presents the design of a new 
multiphase multi-interleaving topology that addresses these 
challenges. A lab scaled hardware prototype of the new topology 
shows improved load regulation, output voltage ripple and 
dynamic response time compared to a commercially available 
power supply module.  
I. INTRODUCTION 
A voltage regulator module (VRM) is a dc-dc converter 
that provides the necessary power into a microprocessor. This 
converter is a step-down regulator and can be either soldered 
on to the motherboard or it could be provided by a module 
attached to the board. Design specifications of the VRM 
converter are typically determined by microprocessor’s 
manufacturers. For example, Intel has established design 
guidelines for VRM called Intel VRM11.0. Today’s VRMs 
are based on a topology called the multiphase synchronous 
buck converter as shown in Figure 1 [1,2,3,4,5]. 
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Fig 1. Multiphase synchronous buck topology. 
One important operating parameter in the multiphase buck 
converter topology is called the duty cycle D. For buck 
converter, the ideal duty cycle when operated in continuous 
conduction mode (continuous inductor current) is the ratio of 
the output voltage and input voltage. The basic multiphase 
buck converter worked very well in earlier VRMs where 5V 
was required at the input. However, as microprocessor 
technologies advances, new challenges in VRM design have 
arisen [6]. For example, today’s microprocessors for desktop 
computers, workstations, and low-end servers, require VRMs 
to operate with 12V input. Laptops required VRMs to directly 
step down the battery charger voltage of 16-24V down to the 
microprocessor voltage of 1.5V. Future microprocessors are 
also expected to supply voltage to decrease below 1V in order 
to further reduce power dissipation [6]. This means that for 
these applications, the VRM and hence the multiphase buck 
converter will have to operate at very small duty cycles. The 
small duty cycle further translates into an increase in 
conduction loss of the multiphase buck converter which gets 
worsen as the required output power is increased. 
Another challenge comes in the form of transient speed. 
Since further microprocessors call for fast operation, hence 
the VRM consequently is required to keep up with the speed. 
For dc-dc converters, this means the switching frequency has 
to be increased. However, when the switching frequency is 
increased, then more switching loss will occur at the top 
MOSFET as well as an increase in MOSFET’s gate drive and 
body diode losses. Consequently, efficiency will drop to less 
than 80% when switching frequency is increased into multi-
MHz [3].  
Yet another challenge when designing today’s VRMs 
would be the tradeoff between efficiency and transient 
response of the converter. In order to increase inductor 
current slew rate, a small inductance is required, but the small 
inductance also increases peak to peak current ripple; thus 
reducing the overall efficiency of the converter itself.  This is 
true since an increase in the peak to peak current ripple 
translates to an increase in the top switch turn-off loss.  
Researchers have extensively been investigating ways to 
address issues with powering future microprocessors. Some 
addresses the issue on efficiency such as [7] and [8], while 
others focus more on improving dynamic response such as [9] 
and [10]. In this paper, a proposed new multiphase buck 
topology that addresses output performance of the converter 
while maintaining high efficiency, low cost and board space. 
In particular, the proposed topology incorporates a cell-based 
structure of the converter to allow multi-interleaving of the 
multiphase converter for better heat dissipation. In addition, 
the new topology utilizes bypass storage components between 
its input and output to help improve regulations and ripple 
performance. A hardware prototype was built and tests were 
conducted to assess its performance and compared with a 
commercially available VRM. 
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II. THE PROPOSED MULTIPHASE BUCK CONVERTER 
Figure 2 shows the proposed topology of multiphase buck 
converter. There are two major modifications from the basic 
multiphase. First, the topology comprises of cells each 
consisting of two buck converters. To operate the converter, a 
minimum of two cells will be required. Doing so will enable 
us to interleave individual bucks with proper sequencing of 
their control signals. For example, in the basic 4 phase 
multiphase buck converter, the control signal sequence is 
Phase 1, 3, 2, 4. In the proposed topology, the sequence is 
changed to Phase 1, 2, 3, 4 hence allowing the interleaving of 
buck converters to occur. This results in improved thermal 
distribution and hence less heat-sinking requirement and 
better efficiency. 
 
 
Fig. 2. Proposed multiphase interleaved buck topology 
Secondly, the proposed multiphase synchronous buck 
topology incorporates additional storage components that 
serve different purposes. For example, the additional output 
inductors (L5, L6) are placed to minimize output current 
ripple useful in reducing rms loss at the output capacitor 
(Cout) or from the copper loss of the inductors themselves, 
including from the main inductors (L1, L2, L3, L4). 
However, these inductors will consequently slow down the 
transient response which may be overcome by increasing the 
switching frequency of the converter, and by adding the 
input-output bypass capacitor in each cell (C1 and C3) for 
energy support required by the load during transient. 
Figure 3 shows inductor current in each time segment 
from to to t8. IL1 corresponds to inductor current flowing 
through inductor L1, IL2 through inductor L2, and so on, 
while Iout is the output current. The linear ramp-up of each 
inductor current signifies the charging of inductor, while 
linear ramp-down depicts the discharging of inductor. One 
advantage of multiphase is exhibited on the output current. 
Due to the ripple cancellation effect, the output current 
possesses 1/4 of the peak to peak ripple and 4 times the 
frequency of main inductor current. These provide the 
benefits of reducing rms loss, fast transient time, and small 
output filtering requirement. 
 
 
Fig. 3. Key waveforms of proposed Multiphase Multi-Interleaving Buck 
Converter: (a) Upper FETs Gate Drive Signals, (b) Composite of Upper 
FETs current, (c) Inductor Current of L2 and L4, (d) Inductor Current of L3 
and L4, (e) Output Current 
 
Figure 4 illustrates circuit operation during different time 
intervals. Referring to times to to t8 as shown in Figure 3, 
during interval to to t1, Q1 turns on. As illustrated in Figure 
4(a), current flows from Vin to output through Q1, L1 and 
L5. In this case the current through L1 and L5 increases 
linearly since the input and output voltages are both fixed at 
Vin and Vout respectively. At the same time, energy stored in 
C1 is being discharged through Q1 and L1, while the energy 
stored in C2 is also being discharged through L5. Meanwhile, 
L2 is also discharged through L5. 
At time t1 switch Q1 is turned off, and switch Q2 is turned 
on as illustrated in Figure 4(b). During t1 to t2, the energy 
stored in L1 together with energy left in L2 is now being used 
to charge C2. Energy stored previously in L5 flows to output. 
The energy in C1 would be charged by the input during this 
time. 
The next transition from t2 to t3 is depicted in Figure 4(c). 
Switch Q5 is turned on, and the same sequence of energy 
flow occurs as the one described in the first phase (from to to 
t2).  
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Fig. 4. Energy flow during time (a) to – t1, (b) t1 – t2, and (c) t2 – t3 
III. HARDWARE PROTOTYPE AND TEST RESULTS 
To test the actual performance of the proposed topology, a 
hardware prototype was designed and built with the design 
requirements shown in Table I. 
 
TABLE I 
DESIGN REQUIREMENTS FOR THE CONVERTER 
Parameter Requirements 
Nominal Input Voltage 12 V 
Nominal Output Voltage 1 V 
Maximum output current 40 A 
Inductor ripple current 10 % of Maximum Phase Current 
Output Voltage Ripple < 15 mVp-p 
Switching Frequency 500 kHz per phase 
Load Regulation < 2 % 
Line Regulation < 5 % 
Efficiency > 80 % at Full Load 
 
Based on these design requirements, each component in 
the proposed was selected. In addition, loss analysis was also 
performed over load variations. Table II summarizes 
components that contribute to major losses in the proposed 
multiphase buck topology calculated at full load condition. 
 
TABLE II 
POWER LOSS ON EACH DEVICE AT 40A LOAD CURRENT 
 
 
Figure 5 shows the final hardware prototype of a 4 phase 
version of the proposed topology. Each phase is running at 
500 kHz switching frequency which makes both input and 
output components to have frequency component of 4 x 500 
kHz = 2 MHz. The prototype was done on a multi-layer pcb, 
approximately 2.5 in. x 2.5 in. The top layer was dedicated 
for all the controller chips while the bottom layer was used 
specifically for the power components (inductors, 
MOSFETs). Laboratory tests were then conducted on the 
prototype to assess its performance on several standard dc-dc 
operating parameters. Results were then compared to those 
obtained from a commercially available VRM. 
 
  
Fig. 5. Hardware prototype of the proposed converter (a) top layer (b) bottom 
layer 
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Components Power Loss (W)
Input Capacitor 0.222
Top MOSFET 1.164
BottomMOSFET 3.412
Main Inductor 1.252
Auxiliary Inductor 0.272
ra,I
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...
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First, the output voltage ripple was observed to be 
approximately 10.8mV at full load, see Figure 6. This peak to 
peak ripple is considerably less compared to that of the 
commercially available VRMs (typically 40-50mV). 
However, the output voltage of the proposed converter 
appears to have so much high frequency noise on top its 
actual peak to peak ripple. This may be explained by the fact 
that the frequency component of the output voltage is 
relatively high at 2 MHz (4 x 500 kHz). Hence, a better 
layout and/or filtering will be necessary to suppress this high 
frequency noise. 
Next, load transient tests were performed to see how fast 
the proposed converter recovers upon a step change in the 
load. Figure 7 shows both step up and step down responses of 
the converter in terms of its output voltage. The step up and 
step down responses were measured to be 136 us and 160 us 
respectively. This is comparable to the 150 us step responses 
measured in the commercially available VRM.  
 
 
Fig. 6. Output voltage ripple at full load 
 
Fig. 7. Step changes in load current (bottom) and the response on the output 
voltage (top) 
Table III lists results of measurements taken when the load 
was increased by 10% steps. The data were then used to 
calculate both load and line regulations as follows: 
 
Line Regulation = ( ) ( )
( min )
100%OUT High Input OUT Low Input
OUT no al
V V
x
V
−
 
   = 1.004 1.004 100%
1.004
V V x−  = 0% 
 
Load Regulation = ( ) ( )
( )
100%OUT No Load OUT Full
OUT Full
V V
x
V
−  
   =1.006 1.004 100%
1.004
V V x−  = 0.2% 
 
When compared against the commercially available VRM, 
the proposed topology has a comparable line regulation (close 
to 0%) but it is superior in its load regulation (0.2% as 
compared to 0.8%).  
TABLE III 
HARDWARE MEASUREMENT DATA 
 
 
Finally, from Table III the overall efficiency of the 
proposed converter was generated as shown in Figure 8. The 
efficiency tracks the 80% line beginning approximately at 
40% load. At full load, the efficiency of the proposed 
converter is 80875% which meets the design objective and is 
slightly larger than that measured from the commercially 
available VRM (80%). 
 
 
Fig. 8. Efficiency of the proposed converter with load variation 
IV. CONCLUSION 
With the increasing demand for power in today’s 
microprocessors, the design of VRM becomes more 
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load (%) Vin(V) lin(A) Pin(W) Vout(V) lout(A) Pout(W) Efficiency (%)
0 12.005 0.255 3.179 1.005 0.01 0.010 0.32
10 12.002 0.729 8.753 1.005 5 5.030 57.47
20 12 1.184 14.210 1.005 10 10.050 70.72
30 11.995 1.545 19.745 1.005 15 15.075 75.35
40 12.008 2.115 25.391 1.005 20 20.100 79.15
50 12.001 2.594 31.132 1.005 25 25.125 80.71
50 11.995 3.085 37.003 1.005 30 30.150 81.48
70 12.001 3.585 43.027 1.004 35 35.140 81.57
80 12.008 4.098 49.214 1.004 40 40.150 81.50
90 11.995 4.530 55.540 1.004 45 45.180 81.35
100 12.003 5.172 52.076 1.004 50 50.200 80.87
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challenging than ever before. Conventional or basic topology 
widely used commercially available VRMs will not be 
sufficient to satisfy the thirst of power and speed of future 
microprocessors. The proposed topology presented in this 
paper is aimed to address these issues. The use of cell 
configuration has demonstrated the effectiveness in 
interleaving a multiphase topology. Furthermore, the strategic 
placements of bypass capacitors prove to suppress the output 
voltage level to a minimum value which is critical in sub-volt 
applications. Further lab measurements on the hardware 
prototype exhibit promising results of its potential. Although 
the results are overall comparable to those obtained from a 
commercially available VRM, two particular results are worth 
noting. First, load regulation of the proposed converter was 
measured to be practically 0.2% which is an improvement 
from the one measured on the commercially available VRM. 
Load regulation becomes even crucial when output current is 
much higher than the 40A that was tested on this prototype. 
Thus, from this aspect, the proposed converter has shown its 
great potential for use in very high output current applications 
with very tight load regulation such as those expected in 
future microprocessors.  
Secondly, the efficiency plot of the proposed converter 
was actually sloping down gradually after the full load. This 
is much different from that measured on the commercially 
available VRM in which the efficiency dives down relatively 
faster. This means, again for much higher output current 
applications such as those expected in future microprocessors, 
the proposed converter exhibits a great potential for use in 
future VRMs. 
REFERENCES   
[1].   R. Miftakhutdinov, “Optimal Design of Interleaved Synchronous 
Buck Converter at High Slew-Rate Load Current Transients”, 
Proceedings of Power Electronics Specialists Conference, 2001, 
Volume 3, June 2001 Page(s):1714 – 1718. 
[2].   X. Zhou, X. Zhang, J. Liu, P. Wong, J. Chen, H. Wu, L. Amoroso, F. 
C. Lee, and D. Chen, “Investigation of Candidate VRM Topologies 
for Future Microprocessors”, IEEE Transactions on Power 
Electronics, Volume 15, Issue 6, Nov 2000 Page(s):1172 – 1182. 
[3].   Y. Panov, M. Jovanovic, “Design considerations for 12-V/1.5-V, 50-
A voltage regulator modules”, IEEE Transaction on Power 
Electronics, Volume 16, Issue 6, Nov. 2001 Page(s):776 – 783. 
[4].   X. Zhou, P. Xu, and F.C. Lee, “A High Power Density, High 
Frequency and Fast Transient Voltage Regulator Module with a Novel 
Current Sharing and Current Sharing Technique”, Proceedings of 
IEEE APEC, 1999. 
[5].   P. Xu, X. Zhou, P. Wong, K. Yao, and F.C. Lee, “Design and 
Performance Evaluation of Multi-Channel Interleaving Quasi-Square-
Wave Buck Voltage regulator Module”, Proceedings of HFPC, 2000, 
pp. 82-88. 
[6].   Intel Corporation, Intel Technology Symposium, September 2001, 
Seattle, WA. 
[7].   J. Yungtaek, M.M. Jovanovic, and Y. Panov, “Multiphase buck 
converters with extended duty cycle”, Proceedings of Applied Power 
Electronics Conference and Exposition, 2006. 
[8].   X. Peng, W. Jia, F.C. Lee, “Multiphase coupled-buck converter-a 
novel high efficient 12 V voltage regulator module”, IEEE 
Transactions on Power Electronics, Vol 18, Issue: 1, Page(s): 74 – 82. 
[9].   A.Y. Qiu; J. Sun; M. Xu; K. Lee; F. Lee, “Bandwidth Improvements 
for Peak-Current Controlled Voltage Regulators”, IEEE Transactions 
of Power Electronics, Vol. 22, Issue 4, 2004,  Page(s):1253 – 1260. 
[10].   H.N. Nagaraja, A. Patra, and D. Kastha, “Design optimization of 
coupled inductor multiphase synchronous buck converter”, 
Proceedings of IEEE International Conference on Industrial 
Technology, 2005, Page(s): 744 – 749. 
 
 
295
